JUL 05 2006 Attorney's Docket No.: 10559-913001 / P18139

Applicant: Bratin Saha Serial No.: 10/797,886 : March 9, 2004 Filed

Page : 3 of 22

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

- (Original) A processor comprising:
- a front end that obtains instructions; and
- a back end that provides speculative execution of the instructions;

wherein the processor has an instruction set architecture including speculative execution control circuitry that handles at least one machine instruction that facilitates synchronization between parallel processes by exposing the processor speculation to program control.

- (Original) The processor of claim 1, wherein the front end comprises an in-order front end, and the back end comprises an out-of-order execution engine, which re-orders the instructions, and one or more execution units that perform the re-ordered instructions.
- (Original) The processor of claim 2, wherein the outof order execution engine comprises an out-of-order execution

Applicant: Bratin Saha Serial No.: 10/797,886 : March 9, 2004 Filed

; 4 of 22 Page

management unit, including at least one buffer, and an in-order retire-store unit.

- (Original) The processor of claim 3, wherein the at 4. least one buffer comprises a reorder buffer.
- (Original) The processor of claim 1, wherein the front 5. end comprises a fetch-decode unit and a branch prediction unit.
- (Original) The processor of claim 1, wherein the at 6. least one machine instruction comprises:

a speculative execution instruction that takes first and second operands, behaves as a no-op if a memory location indicated by the first operand contains a first value, causes the processor to speculatively execute additional instructions if the memory location contains a second value, and causes the processor to start executing instructions from an address indicated by the second operand if a mis-speculation occurs; and

a speculation termination instruction that takes first and second operands and causes the processor to begin retiring the additional instructions if the additional instructions have been speculatively executed.

Applicant: Bratin Saha Serial No.: 10/797,886 : March 9, 2004 Filed

: 5 of 22 Page

(Original) The processor of claim 6, wherein the mis-speculation comprises an interrupt.

- (Original) A processor comprising: 8.
- a front end that obtains instructions; and
- a back end that provides speculative execution of the instructions

wherein the processor has an instruction set architecture including speculative execution control circuitry that handles a speculative execution instruction and a speculation termination instruction.

- (Original) The processor of claim 8, wherein the front 9. end comprises an in-order front end, and the back end comprises an out-of-order execution engine, which re-orders the instructions, and one or more execution units that perform the re-ordered instructions.
- (Original) The processor of claim 8, wherein the 10. speculative execution instruction comprises an instruction that takes first and second operands, causes the processor to

Applicant : Bratin Saha Serial No.: 10/797,886 : March 9, 2004 Filed

: 6 of 22 Page

speculatively execute additional instructions if a memory location contains a value, and causes the processor to start executing instructions from an address indicated by the second operand if a mis-speculation occurs, and the speculation termination instruction comprises an instruction that causes the processor to begin retiring the additional instructions.

(Currently Amended) A machine-implemented method 11. comprising:

generating parallel processes in a data processing machine; effecting synchronization between the parallel processes using processor speculation in the data processing machine to speculatively read-modify-write a lock variable associated with a critical section; and

providing output resulting from the synchronized parallel processes.

(Original) The method of claim 11, wherein said 12. generating parallel processes comprises running a software program that spawns multiple threads in the data processing machine.

Applicant: Bratin Saha Serial No.: 10/797,886 : March 9, 2004 Filed : 7 of 22 Page

- 13. (Original) The method of claim 11, wherein said effecting synchronization comprises translating at least one high-level software instruction into at least one machine instruction that controls speculative execution in a processor.
- (Original) The method of claim 11, wherein said 14. effecting synchronization comprises placing in an out-of-order execution management unit of a processor, at least one machine instruction that limits when other machine instructions are retired from the out-of-order execution management unit.
- (Original) The method of claim 11, wherein said 15. providing output comprises sending the output to another data processing machine.
- 16. (Currently Amended) An article comprising a machinereadable storage medium embodying information indicative of instructions that when performed by one or more machines result in operations comprising:

generating parallel processes in a data processing machine; effecting synchronization between the parallel processes using processor speculation in the data processing machine to

Applicant: Bratin Saha Serial No.: 10/797,886 : March 9, 2004 Filed

Page : 8 of 22

speculatively read-modify-write a lock variable associated with a critical section; and

providing output resulting from the synchronized parallel processes.

- (Original) The article of claim 16, wherein said generating parallel processes comprises running a software program that spawns multiple threads in the data processing machine.
- (Original) The article of claim 16, wherein said 18. effecting synchronization comprises translating at least one high-level software instruction into at least one machine instruction that controls speculative execution in a processor.
- (Original) The article of claim 16, wherein said 19. effecting synchronization comprises placing in an out-of-order execution management unit of a processor, at least one machine instruction that limits when other machine instructions are retired from the out-of-order execution management unit.

Attorney's Docket No.: 10559-913001 / P18139 Applicant: Bratin Saha

Serial No.: 10/797,886 Filed: March 9, 2004 : 9 of 22 Page

(Original) The article of claim 16, wherein said 20. providing output comprises sending the output to another data processing machine.

(Currently Amended) A machine-implemented method comprising:

speculatively executing machine instructions, including a memory access instruction, in a processing system to effect synchronization between parallel processes, wherein the speculatively executing comprises performing a speculative readmodify-write to a lock variable associated with a critical section;

retiring the speculatively executed machine instructions; and

maintaining cache coherence in the processing system during said executing and said retiring to identify a mis-speculation to effect the synchronization between the parallel processes.

(Original) The method of claim 21, wherein said 22. maintaining cache coherence comprises providing invalidation based cache coherence.

Applicant: Bratin Salia Serial No.: 10/797,886 ; March 9, 2004 Filed : 10 of 22 Page

- (Original) The method of claim 21, wherein said 23. speculatively executing machine instructions comprises speculatively executing machine instructions in the processing system comprising multiple processors, and the mis-speculation comprises a memory dependency violation.
- (Original) The method of claim 21, wherein the 24. mis-speculation comprises at least one of an interrupt, an external event, and a memory dependency violation.
 - (Currently Amended) A system comprising: 25.
- a processor having a processor architecture that provides speculative execution of machine instructions and exposes said speculative execution to program control through at least one machine instruction; and
- a memory coupled with the processor, the memory embodying information indicative of instructions, including the at least one machine instruction, that result in synchronization between parallel processes when performed by the processor with detection of mis-speculation;

Applicant: Bratin Saha Serial No.: 10/797,886 : March 9, 2004 Filed : 11 of 22 Page

wherein performance of the instructions by the processor comprises performing a speculative read-modify-write to a lock variable associated with a critical section.

- (Original) The system of claim 25, wherein the 26. processor comprises a uniprocessor.
- (Original) The system of claim 25, wherein the . 27. processor comprises a multiprocessor.
- (Original) The system of claim 27, wherein the multiprocessor comprises multiple processing units on a single die.
 - (Original) The system of claim 25, further comprising: 29. a communication interface; and
- a virtual machine that translates the information, received via the communication interface, into the at least one machine instruction.
- (Original) The system of claim 29, wherein the virtual 30. machine comprises a Java virtual machine.

Attorney's Docket No.: 10559-913001 / P18139 Applicant: Bratin Saha

Serial No.: 10/797.886 : March 9, 2004 Filed : 12 of 22 Page

(Original) The system of claim 25, wherein the at 31.

least one machine instruction comprises:

a speculative execution instruction that takes first and second operands, behaves as a no-op if a memory location indicated by the first operand contains a first value, causes the processor to speculatively execute additional instructions if the memory location contains a second value, and causes the processor to start executing instructions from an address indicated by the second operand if a mis-speculation occurs; and

a speculation termination instruction that causes the processor to begin retiring the additional instructions if the additional instructions have been speculatively executed.

- (Original) The system of claim 25, further comprising an environmental sensor coupled with the processor.
- (Currently Amended) A processing system comprising: 33. processing means for speculatively executing machine instructions in response to a speculative execution instruction, including means for detecting a mis-speculation;

Applicant: Bratin Saha Serial No.: 10/797,886 Filed: March 9, 2004 Page: 13 of 22

means for treating multiple speculative instructions as a group for purposes of retirement such that the multiple speculative instructions are flushed from the processing means together and execution proceeds from an address in response to a detected mis-speculation to effect synchronization between parallel processes;

wherein performance of the instructions by the processing means comprises performing a speculative read-modify-write to a lock variable associated with a critical section.

34. (Original) The processing system of claim 33, wherein said means for detecting a mis-speculation comprises means for maintaining cache coherence in the processing means.